




Michal Szopinski
EDC project group 7
Top-level designed system









Michał Szopiński

EDC project group 7
Control subsystem
flowchart






Michał Szopiński



EDC project group 7
Control subsystem
state transition graph


Inputs are:
number_ready
mult_ready

Text next to node denotes
active outputs.



Michal Szopinski
EDC project group 7
Control subsystem





```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4  LIBRARY UNISIM;
5  USE UNISIM.Vcomponents.ALL;
6  ENTITY system_system_sch_tb IS
7  END system_system_sch_tb;
8  ARCHITECTURE behavioral OF system_system_sch_tb IS
9
10 COMPONENT system
11 PORT( clock : IN STD_LOGIC;
12       number_read : OUT STD_LOGIC;
13       result_ready : OUT STD_LOGIC;
14       number_ready : IN STD_LOGIC;
15       x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
16       y : OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
17 END COMPONENT;
18
19 SIGNAL clock : STD_LOGIC := '0';
20 SIGNAL number_read : STD_LOGIC;
21 SIGNAL result_ready : STD_LOGIC;
22 SIGNAL number_ready : STD_LOGIC := '0';
23 SIGNAL x : STD_LOGIC_VECTOR (7 DOWNTO 0) := "00000000";
24 SIGNAL y : STD_LOGIC_VECTOR (15 DOWNTO 0);
25
26 BEGIN
27
28 UUT: system PORT MAP(
29     clock => clock,
30     number_read => number_read,
31     result_ready => result_ready,
32     number_ready => number_ready,
33     x => x,
34     y => y
35 );
36
37     clock <= not clock after 1 ns;
38
39 -- *** Test Bench - User Defined Section ***
40 tb : PROCESS
41
42     procedure Feed_number(
43         constant num : in std_logic_vector) is
44     begin
45         x <= num;
46         number_ready <= '1';
47         wait until number_read = '1';
48         wait for 2 ns; -- comment out wait for faster operation
49         number_ready <= '0';
50         x <= "00000000";
51         wait until number_read = '0';
52         wait for 2 ns;
53     end procedure;
54
55     procedure Calculate_f(
56         constant num_x : in std_logic_vector;
57         constant num_y : in std_logic_vector;
58         constant num_z : in std_logic_vector;
59         constant num_t : in std_logic_vector) is
60     begin
61         Feed_number(num_t);
62         Feed_number(num_z);
63         Feed_number(num_y);
64         Feed_number(num_x);
65
66         if result_ready = '0' then
67             wait until result_ready = '1';
68         end if;
69     end procedure;
70
71 BEGIN
72     wait for 10 ns;
73
74     -- TEST CASE 1: 1 + 97 / 2 + 123 - 13 * 17 = -49 (11001111)
75     -- (General test)
76     Calculate_f("01100001", "01111011", "00001101", "00010001");
77     wait for 50 ns;
78
79     -- TEST CASE 2: 1 + (-1) / 2 + 25 - 5 * 5 = 0 (00000000)
80     -- (Dividing -1 by 2 returns -1)
81     Calculate_f("11111111", "00011001", "00000101", "00000101");
82     wait for 50 ns;
83
84     -- TEST CASE 3: 1 + 101 / 2 + 69 - (-1) * 120 = 240 (00000000)
85     -- (Multiplying by -1 takes a long time)
86     Calculate_f("01100101", "01000101", "11111111", "01111000");
87     wait for 50 ns;
88
89     -- TEST CASE 4: 1 + (-53) / 2 + (-71) - 0 * 42 = -97 (10011111)
90     -- (Multiplying by 0 is instant)
91     Calculate_f("11001011", "10111001", "00000000", "00101010");
92     wait for 50 ns;
93
94     WAIT; -- will wait forever
95 END PROCESS;
96 -- *** End Test Bench - User Defined Section ***
97
98 END;
99

```

- clock
- x[7:0]
- number_ready
- number_read
- result_ready
- y[15:0]

